

FIG. 1A
(PRIOR ART)




FIG. 1B
(PRIOR ART)




FIG. 1C
(PRIOR ART)




FIG. 1D
(PRIOR ART)

FIG. 2 is a block diagram of a switch 100, according to an embodiment of the present invention. The switch 100 includes a central switch fabric 102, and a plurality of switch cards 101. Each switch card 101 includes a plurality of input buffers (IB₁, IB₈, IB₉, IB₁₆), a plurality of output buffers (OB₁, OB₈, OB₉, OB₁₆), a plurality of input frame transmitters (ITX₁, ITX₈, ITX₉, ITX₁₆), a plurality of input frame receivers (IRX₁, IRX₈, IRX₉, IRX₁₆), a plurality of packet assembly and queueing structures (PAQST₁, PAQST₈, PAQST₉, PAQST₁₆), and a plurality of store and forward structures (SF₁, SF₈, SF₉, SF₁₆). The switch cards 101 are connected to the central switch fabric 102 via a bus structure 103. The switch fabric 102 is a store and forward switch fabric.




FIG. 2




FIG. 3




FIG. 4

501A

INGRESS USER SWITCHING TAG FOR UNICAST IFRAMES

C1 (1-bit)	C2 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	EGRESS PORT QoS (2-bit)
EGRESS SWITCH PORT ID (8-bit)						
FLOW ID (8-bit)						
FLOW ID (8-bit)						
FLOW ID (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 5A

501B

INGRESS USER SWITCHING TAG FOR MULTI-CAST IFRAMES

C1 (1-bit)	C2 (1-bit)	M=1 (1-bit)	E=0 (1-bit)	F (1-bit)	L (1-bit)	EGRESS PORT QOS (2-bit)
16-bit DIRECT MULTI-CAST EGRESS SWITCH PORT IDs (8-bit)						
16-bit DIRECT MULTI-CAST EGRESS SWITCH PORT IDs (8-bit)						
14-bit MCID CONTINUED (8-bit)						
14-bit MCID CONTINUED (6-bit)						RESERVED = 00 (2-bit)
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 5B

EGRESS USER SWITCHING TAG FOR UNICAST IFRAMES




FIG. 6A

EGRESS USER SWITCHING TAG FOR MULTI-CAST IFRAMES




FIG. 6B




FIG. 7A




FIG. 7B

801A

AAQST_J TABLE UPDATE

C1=1 (1-bit)	C2=1 (1-bit)	M=0 (1-bit)	E=0 (1-bit)	F=0 (1-bit)	L=0 (1-bit)	TYPE=00 (2-bit)
4-bit AQS _{J,1,1} UPDATE INCREMENT				4-bit AQS _{J,1,2} UPDATE INCREMENT		
4-bit AQS _{J,1,3} UPDATE INCREMENT				4-bit AQS _{J,1,4} UPDATE INCREMENT		
4-bit AQS _{J,2,1} UPDATE INCREMENT				4-bit AQS _{J,2,2} UPDATE INCREMENT		
4-bit AQS _{J,2,3} UPDATE INCREMENT				4-bit AQS _{J,2,4} UPDATE INCREMENT		
• • •						
4-bit AQS _{J,15,1} UPDATE INCREMENT				4-bit AQS _{J,15,2} UPDATE INCREMENT		
4-bit AQS _{J,15,3} UPDATE INCREMENT				4-bit AQS _{J,15,4} UPDATE INCREMENT		
4-bit AQS _{J,16,1} UPDATE INCREMENT				4-bit AQS _{J,16,2} UPDATE INCREMENT		
4-bit AQS _{J,16,3} UPDATE INCREMENT				4-bit AQS _{J,16,4} UPDATE INCREMENT		
TEC (CRC OR PARITY CHECK) (8-bit)						

FIG. 8A

EGRESS PQS UPDATE CONTROL
iFrame

801B




FIG. 8B




FIG. 9

